

IES / GATE

**Electronics &
Telecommunication
Engineering**

VOLUME-VIII

**Advance Electronics,
Microprocessor**

Contents



Advance Electronics

1-183

Microprocessor

184-316

gateiesmentor.blogspot.in



Syllabus :-

(i) VLSI Tech :- Process, lithography, Interconnects, Testing.

(ii) VLSI Design :- MUX/PROM/PLA circuit Design, Mool
 Meelay Design, pipelining, DFT
 (Design for Testability)


(iii) Microprocessor: Basics, Instruction set, Instruction set, Interrupts, DMA

(iv) Micro-controller :- Embedded system :-


- MUX/PROM/PLA :-
- ① Digital Design by John F. Wakerly
 - ② Digital systems by Tocci
 - ③ Digital Design (or) logic & computer design by Morris Mano

VLSI Design

(i) MUX :- Multiplexer is also called as data selector.




- MUX is a combinational circuit.
- It is having more than one input.
- only one output.
- having more than one selection lines.
- This mux symbol



In MUX


- 2^n inputs.
- n selection lines.
- only one output.

⇒ Some of the mux o/p providing complementary outputs or low outputs.



⇒ mux also provide with enable pin.


2X1 MUX



S	F
0	I ₀
1	I ₁

AND gate


A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1





2:1 mux

2/2 June


A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1



S	E	F
X	0	0
0	1	I ₀
1	1	I ₁




4x1 MUX




S_0	S_1	F
0	0	T_0
0	1	T_1
1	0	T_2
1	1	T_3

S_0	S_1	E	F
X	X	0	0
0	0	1	T_0
0	1	1	T_1
1	0	1	T_2
1	1	1	T_3



Ques: $f(A, B, C) = \overline{A}BC + A\overline{B}C + ABC$ Implement using MUX.




C	B	A
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0

~~*~~ for implementing n variable function \Rightarrow min mux
 size needed is $2^{n-1} \times 1$

Ques: 1 $f(A,B,C) = \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$ using 4x1 mux

8x1 mux using gates




4x1 mux

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


AB as select line

	I_0	I_1	I_2	I_3
\bar{c}	0	1	2	3
c	4	5	6	7
	\bar{c}	0	c	\bar{c}

	I_0	I_1	I_2	I_3
\bar{c}	0	2	4	6
c	1	3	5	7
	0	\bar{c}	c	c



Using BC as select line




A	B	C	f
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

SOP:- $f(A, B, C) = \sum(2, 4, 7)$ — (2)

POS:- $f(A, B, C) = \prod(0, 1, 3, 5, 6)$ — (1)

Implementation

	Γ_0	Γ_1	Γ_2	Γ_3
\bar{A}	0	1	2	3
A	4	5	6	7
	A	0	\bar{A}	A




Ques: $f(A, B, C, D) = \sum(4, 7, 11, 13, 15)$ using 8x1.

A	B	C	D	f
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
✓0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
✓0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
✓1	0	1	1	1
1	1	0	0	0
✓1	1	0	1	1

1	1	1	0	0
✓1	1	1	1	1

Implementation Table

	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇
\bar{A}	0	1	2	3	④	5	6	⑦
A	8	9	10	⑪	12	⑬	14	⑮
	0	0	0	A	\bar{A}	A	0	1



SOP :- $f(A, B, C) = \bar{A}B + \bar{A}B\bar{C} + BC$

ESOP :- $f(A, B, C) = \bar{A}B\bar{C} + AB\bar{C} + ABC$

↓

Standard sum of product

from eqn ①.

POS :- $f(A, B, C) = (A+B+C)(A+B+\bar{C})(A+\bar{B}+\bar{C})(\bar{A}+B+\bar{C})$

x. form.

(A+B+C) (A+B+ \bar{C}) (A+ \bar{B} + \bar{C}) (A+B+ \bar{C})

$$f(A, B, C) = \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$


POS :- max term function

⇒ In max it is not possible to implement POS function. then find its equivalent min term function SOP then implement it.

Q:1 AC as select line

Implementation table

	T_0	T_1	T_2	T_3
\bar{B}	0	1	④	5
B	②	3	6	⑦
B	0	1	\bar{B}	B




Ques: Implementation of logic gates using 2x1 mux.

① NOT gate


Truth Table

A	$Y = \bar{A}$
0	1
1	0



② AND gate

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1




Implementation Table

\bar{A}	I_0	I_1
A	0	③
	0	A

If A as select line

\bar{B}	I_0	I_1
B	0	2
B	1	③
	0	R




③ OR gate

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1


A as select line

	I_0	I_1
\bar{B}	0	②
B	①	③
B		1



B as select line

	I_0	I_1
\bar{A}	0	①
A	②	③
A		1




④ XOR = $\bar{A}B + A\bar{B} \Rightarrow A \oplus B$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0


A as select line

	I_0	I_1
\bar{B}	0	②
B	①	③
B		\bar{B}



B as select line

	I_0	I_1
\bar{A}	0	①
A	②	3
	A	\bar{A}




⑤ NAND gate

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0


A as select line

	I_0	I_1
\bar{B}	①	②
B	③	3
	1	\bar{B}



B as select line

	I_0	I_1
\bar{A}	①	②
A	③	3
	1	\bar{A}




⑥ NOR gate

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0


A as select line

	I_0	I_1
\bar{B}	①	2
B	3	0

	I_0	I_1
\bar{A}	0	1
A	2	3
<hr/>		
\bar{A}	0	



NAND gate using 2x1 MUX



① XNOR $\Rightarrow AB + \bar{A}\bar{B} \Rightarrow A \odot B$.



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

A as select line


	I_0	I_1
\bar{B}	0	2
B	1	3
<hr/>		
\bar{B}		B

B as select line

	I_0	I_1
\bar{A}	0	1
A	2	3
<hr/>		
\bar{A}		A



* XOR gate using 2, 2x1 mux



⇒ Because complemented i/p (\bar{A} or \bar{B}) is not available so use mux for complemented i/p.

8-bit Parallel to Serial Converter using Mux.

